

101

104

104

SECOND TECHNIQUE

TILT—ANGLED ION IMPLANTATION

50nm

50nm

50nm

50nm

102a

500mm

FIG. 2

SOURCE AND
Inpany Region

FIG. 3




FIG. 4A






FIG. 4B




nMOS WELL FORMATION, CHANNEL IMPLANTATION

FIG. 4C



pMOS WELL FORMATION, CHANNEL IMPLANTATION

FIG. 4D



ANNEALING (RTA, 1,000°C, 3 sec)

FIG. 5A




FIG. 5B




FIG. 5C






FIG. 5D




nMOS EXTENSION AND POCKET IMPLANTATIONS

FIG. 6A



PMOS EXTENSION AND POCKET IMPLANTATIONS

FIG. 6B



ANNEALING (RTA, 1,000°C, 1 sec)

FIG. 7A






FIG. 7B




nMOS S/D ION IMPLANTATION (P, 8 keV, 4.5×10^{15} , 0°)

FIG. 7C



pMOS S/D ION IMPLANTATION (B, 4 keV, 2.25×10^{15} , 0°)

FIG. 7D




SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)

Docket No.: 031030

FIG. 8A


AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV, $5 \times 10^{14} \times 4$, 45°)

FIG. 8B

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV, 2.5 × 10¹⁴ × 4, 45°)

FIG. 8C






FIG. 8D






MODIFIED EXAMPLE OF FIRST EMBODIMENT 9a, 9b 6a, 6b DIRECTION OF ION IMPLANTATION

ÉDGE OF STI

FIG. 11A

PROCESS STEPS BEFORE ANNEALING ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 8B



ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 11B




FIG. 11C




FIG. 11D




FIG. 12A

PROCESS STEPS BEFORE SIDEWALL FORMATION ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B






FIG. 12B




nMOS S/D ION IMPLANTATION (P, 8 keV, 5 × 10¹⁵, 0°)

FIG. 12C



pMOS S/D ION IMPLANTATION (B, 4 keV, 2.5×10^{15} , 0°)


FIG. 12D



SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)

FIG. 13A


AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTED 4 TIMES AT 45° IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV, $5 \times 10^{14} \times 4$, 45°)

FIG. 13B

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV, 2.5 × 10¹⁴ × 4, 45°)

FIG. 13C





FIG. 13D



9a, 9b 6a, 6b DIRECTION OF ION IMPLANTATION

ÉDGE OF STI

FIG. 15A

PROCESS STEPS BEFORE SIDEWALL FORMATION ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B






FIG. 15B




nMOS S/D ION IMPLANTATION (P, 8 keV, 5 × 10¹⁵, 0°)

FIG. 15C



pMOS S/D ION IMPLANTATION (B, 4 keV, 2.5×10^{15} , 0°)


FIG. 15D



SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)

FIG. 16A


AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV, $5 \times 10^{14} \times 4$, 45°)

FIG. 16B

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV, $2.5 \times 10^{14} \times 4$, 45°)

FIG. 16C





FIG. 16D






FIG. 18A

PROCESS STEPS BEFORE pMOS S/D ION IMPLANTATION ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B






FIG. 18B




nMOS S/D ION IMPLANTATION (P, 8 keV, 6 × 10¹⁵, 0°)

FIG. 18C



pMOS S/D ION IMPLANTATION (B, 4 keV, 3×10^{15} , 0°)

FIG. 18D



SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)





FIG. 19B

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV, 2.5 × 10¹⁴ × 4, 45°)

FIG. 19C





FIG. 19D






FIG. 21A

PROCESS STEPS BEFORE PLYSILICON ETCHING ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG.5C





FIG. 21B


IMPLANTED 4 TIMES AT 45° AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)




nMOS GATE IMPLANTATION (P, 4 keV, $5 \times 10^{14} \times 4$, 45°)

FIG. 21C

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)




pMOS GATE IMPLANTATION (B, 2 keV, $2.5 \times 10^{14} \times 4$, 45°)



nMOS EXTENSION AND POCKET ION IMPLANTATION

FIG. 22A



pMOS EXTENSION AND POCKET ION IMPLANTATION

FIG. 22B




FIG. 22C






FIG. 22D



nMOS S/D ION IMPLANTATION (P, 8 keV, 6×10^{15} , 0°)

Docket No.: 031030

FIG. 23A



pMOS S/D ION IMPLANTATION (B, 4keV, 3×10^{15} , 0°)

FIG. 23B




FIG. 23C






FIG. 23D






Docket No.: 031030

FIG. 25A

PROCESS STEPS BEFORE PLYSILICON ETCHING ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG.5C

IMPLANTED 4 TIMES AT 45° AREA TO BE INTRODUCED WITH IMPURITY BY INCIDENCE TO GATE LENGTH ADDITIONAL IMPLANTATION (PER ONE DIRECTION) 45deg 37a , 120nm 3, 80nm 80nm


nMOS GATE IMPLANTATION (P, 4 keV, $5 \times 10^{14} \times 4$, 45°)




nMOS EXTENSION IMPLANTATION (0°) AND POCKET IMPLANTATION (15°)

FIG. 25C

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)




pMOS GATE IMPLANTATION (B, 24 keV, $2.5 \times 10^{14} \times 4$, 45°)



pMOS EXTENSION IMPLANTATION (0°) AND POCKET IMPLANTATION (15°)

FIG. 26A



ANNEALING (RTA, 1,000°C, 1 sec)

FIG. 26B






FIG. 26C




nMOS S/D ION IMPLANTATION (P, 8keV, 6.0 × 10¹⁵, 0°)

FIG. 26D



pMOS S/D ION IMPLANTATION (B, 4keV, 3×10^{15} , 0°)

FIG. 27A



ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 27B




FIG. 27C





FIG. 28A


TRIMMED RESIST PREVENTS POCKET FROM BEING HIDDEN THEREWITH, AND MODERATES RESTRICTION ON ANGLE OF INCIDENCE OF POCKET IMPLANTATION.

AREA TO BE INTRODUCED WITH
IMPLANTED 4 TIMES IMPURITY BY ADDITIONAL IMPLANTATION
AT 45° INCIDENCE TO (PER ONE DIRECTION)




nMOS GATE IMPLANTATION (P, 4 keV, 5 × 10¹⁴ × 4, 45°)

FIG. 28B



RESIST TRIMMING (20 nm)

FIG. 28C




nMOS EXTENSION IMPLANTATION (0°) AND POCKET IMPLANTATION (30°)

Docket No.: 031030


FIG. 29A

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)




pMOS GATE IMPLANTATION (B, 2 keV, 2.5 × 10¹⁴ × 4, 45°)

FIG. 29B



RESIST TRIMMING (20 nm)

FIG. 29C




pMOS EXTENSION IMPLANTATION (0°) AND POCKET IMPLANTATION (30°)

FIG. 30A

6a
6b
5
2
4
1

POLYSILICON ETCHING


FIG. 30B



nMOS GATE IMPLANTATION (P, 4 keV, $5 \times 10^{14} \times 4$, 45°)


FIG. 30C

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)




pMOS GATE IMPLANTATION (B, 2 keV, $2.5 \times 10^{14} \times 4$, 45°)

FIG. 30D




ANNEALING (RTA, 1,050°C, 1 sec)

FIG. 31A




nMOS EXTENSION AND POCKET ION IMPLANTATIONS

FIG. 31B



pMOS EXTENSION AND POCKET ION IMPLANTATIONS

FIG. 31C



ANNEALING (RTA, 1,000°C, 1 sec)

FIG. 31D






FIG. 32A

THE EIGHTH EMBODIMENT CAN LOWER THE ANNEALING TEMPERATURE AT THE STEP OF FIG. 32C THAN IN THE SIXTH EMBODIMENT SINCE THE SUBSTRATE IS ONCE ANNEALED IN THE STEP OF FIG. 30D, WHICH CAN SUPPRESS POCKET DIFFUSION AND SHORT-CHANNEL EFFECT.



nMOS S/D ION IMPLANTATION (P, 8 keV, 6 × 10¹⁵, 0°)

FIG. 32B



pMOS S/D ION IMPLANTATION (B, 4 keV, 3×10^{15} , 0°)

FIG. 32C
9a 9a 9b 6b 9b
5 2 5 5
2 4 4

10a 8a 10a 10b 8b 10b ANNEALING (RTA, 1,020°C, 1 sec)

FIG. 32D






FIG. 33A

THE SIXTH EMBODIMENT APPLIED TO SINGLE-DRAIN STRUCTURE. AN ADVANTAGE RESIDES IN A LESS NUMBER OF PROCESS STEPS.



POLYSILICON ETCHING

FIG. 33B



nMOS GATE IMPLANTATION (P, 4 keV, 5 × 10¹⁴ × 4, 45°)

FIG. 33C

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)

IMPLANTED 4 TIMES AT 45° INCIDENCE TO GATE LENGTH

6b 36a
36
5
2
80nm 80nm 4

pMOS GATE IMPLANTATION (B, 2 keV, 2.5 × 10¹⁴ × 4, 45°)

36 2 3

FIG. 33D






FIG. 34A




pMOS S/D ION IMPLANTATION

FIG. 34B




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 34C



METALLIZATION

FIG. 35



Rp1:LENGTH OF SIDEWALL SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG A DIRECTION INCLINED

Rp2:LENGTH OF RESIST MASK SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG A DIRECTION INCLINED

AL:ALIGNMENT ERROR BETWEEN GATE ELECTRODE AND RESIST PATTERN L1=MIN(L1',L1")

RESIST-GATE DISTANCE=L1- AL

Docket No.: 031030

L2<GATE-GATE DISTANCE<2*(L1- \(\D \L) + L3

GATE-GATE DISTANCE < L2




FIG. 37





FIG. 38

RULE FOR RESIST MASK IN THE SIXTH AND EIGHTH EMBODIMENTS




Rp2:LENGTH OF RESIST MASK SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG A DIRECTION INCLINED

Rp3:LENGTH OF GATE ELECTRODE SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG A DIRECTION INCLINED

AL:ALIGNMENT ERROR BETWEEN GATE ELECTRODE AND RESIST PATTERN L1 = MIN(L1", L1")

RESIST-GATE DISTANCE=L1- AL

FIG. 39



Rp3:LENGTH OF GATE ELECTRODE SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG L3:MINIMUN WIDTH OF RESIST PATTERN A DIRECTION INCLINED





FIG. 40



GATE-GATE DISTANCE

